module and1(
    input a,
    input b,
    output c
);

    assign c = b&a;

endmodule