blob: 167a2f82130d7451c5536f5ecb8b197d058b0ed4 (
plain) (
blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
|
#ifndef __SYSC_CPU_MUX_HPP
#define __SYSC_CPU_MUX_HPP
#include "systemc.h"
#include "../cpu_and/cpu_and.hpp"
#include "../cpu_or/cpu_or.hpp"
#include "../cpu_not/cpu_not.hpp"
SC_MODULE (cpu_mux)
{
//Inputs
sc_in <bool> in_a;
sc_in <bool> in_b;
sc_in <bool> in_sel;
sc_out <bool> out_c;
cpu_and *and1, *and2;
cpu_or *or1;
cpu_not *not1;
sc_signal<bool> sig_and1or1;
sc_signal<bool> sig_and2or1;
sc_signal<bool> sig_not1and1;
sc_signal<bool> sig_out1,conn1;
void do_mux()
{
if (in_sel.read() == 0)
{
out_c.write(in_a.read());
}
if (in_sel.read() == 1)
{
out_c.write(in_b.read());
}
}
SC_CTOR(cpu_mux)
{
and1 = new cpu_and("AND1");
and2 = new cpu_and("AND2");
or1 = new cpu_or("OR1");
not1 = new cpu_not("NOT1");
and1->in_a(in_a);
and1->in_b(sig_not1and1);
and1->out_c(sig_and1or1);
//and1->out_c(out_c);
not1->in_a(in_sel);
not1->out_b(sig_not1and1);
//not1->out_b(out_c);
and2->in_a(in_b);
and2->in_b(in_sel);
and2->out_c(sig_and2or1);
//and2->out_c(out_c);
or1->in_a(sig_and1or1);
or1->in_b(sig_and2or1);
//or1->in_a(and1->out_c);
//or1->in_b(and2->out_c);
or1->out_c(out_c);
//SC_METHOD(do_mux);
//sensitive << in_a << in_b << in_sel;
}
};
#endif
|
