blob: 15e2a3eb498e391dabac5744e6603d54e1bc7f88 (
plain) (
blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
|
#ifndef __SYSC_CPU_REG_HPP
#define __SYSC_CPU_REG_HPP
#include "systemc.h"
#include "../cpu_and/cpu_and.hpp"
#include "../cpu_not/cpu_not.hpp"
#include "../cpu_srlatch/cpu_srlatch.hpp"
SC_MODULE (cpu_reg)
{
//Inputs
sc_in <bool> in_d;
sc_in <bool> in_e;
sc_in <bool> in_r;
sc_out <bool> out_q,out_nq;
cpu_and *and1, *and2;
cpu_not *not1;
cpu_srlatch *srlatch1;
sc_signal<bool> sig_not1and1;
sc_signal<bool> sig_and1srlatch1;
sc_signal<bool> sig_and2srlatch1;
void do_reg()
{
}
SC_CTOR(cpu_reg)
{
and1 = new cpu_and("AND1");
and2 = new cpu_and("AND2");
not1 = new cpu_not("NOT1");
srlatch1 = new cpu_srlatch("SRLATCH1");
and1->in_a(sig_not1and1);
and1->in_b(in_e);
and1->out_c(sig_and1srlatch1);
and2->in_a(in_d);
and2->in_b(in_e);
and2->out_c(sig_and2srlatch1);
not1->in_a(in_d);
not1->out_b(sig_not1and1);
srlatch1->in_r(sig_and1srlatch1);
srlatch1->in_s(sig_and2srlatch1);
srlatch1->out_q(out_q);
srlatch1->out_nq(out_nq);
//SC_METHOD(do_reg);
//sensitive << in_d << in_clk;
}
};
#endif
|
