index
:
cpu8_v.git
master
8bit cpu implementation in verilog
dianshi
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
and
/
v0.1
/
and.v
blob: a75b92693d2edc66ad6fb5ebeb7115dccf6635ef (
plain
) (
blame
)
1
2
3
4
5
6
7
8
9
module
and1
(
input
a
,
input
b
,
output
c
);
assign
c
=
b
&
a
;
endmodule