1 2 3 4 5 6 7 8 9
module and8( input [7:0]a, input [7:0]b, output [7:0]c ); assign c = b&a; endmodule